Custom-Adaptive Kernel Strategies for Gaussian Process Regression in Wafer-Level Modeling and FPGA Delay Analysis

Related articles

1. Multi objective optimization of stamping process parameters based on improved ASAE-GP-BPNN hybrid model and NSGA-II algorithm

   This article has 3 authors:

   1. zhang JUNMENG
   2. Guang Tong
   3. Haijun Yang

2. Hardware-Efficient Neural Network Implementation: A Power-Accuracy Trade-off Analysis for Quantized Classification Neural Network

   This article has 1 author:

   1. Amogh Anshu N

3. High-Performance Lock-In Detection on FPGA Using Coherent Averaging

   This article has 4 authors:

   1. Matías Javier Oliva
   2. Alejandro Luis Veiga
   3. Pablo Andrés García
   4. Enrique Mario Spinelli