High throughput VLSI design for real-time JPEG 2000 embedded block coding

Related articles

1. FPGA Implementation of a Deep Convolutional Neural Network Hardware Accelerator

   This article has 3 authors:

   1. Ximei Huangfu
   2. Yu jiang
   3. Junfeng Dai

2. Low-Power Techniques for FPGA and ASIC Design: A Comprehensive Survey

   This article has 1 author:

   1. Raj Parikh

3. Efficient FPGA Implementation of Polar Codes-Based Information Reconciliation for Quantum Key Distribution

   This article has 11 authors:

   1. Lianye Liao
   2. Xinyi Wu
   3. Ye Chen
   4. Xiaodong Fan
   5. Zhiyu Tian
   6. Jinquan Huang
   7. Tonglin Mu
   8. Junran Guo
   9. Minjie Liu
   10. Bo Liu
   11. Shihai Sun